[1]
S. Wang, H. Zhang, S. Zhou, J. Sun, and Q. Shen, “Chip Floorplanning Optimization Using Deep Reinforcement Learning”, IJIRCST, vol. 12, no. 5, pp. 100–109, Oct. 2024.